

An Efficient 8-bit Wallace Tree Multiplier using 4:2 Compressor with CNTFET 32nm Technology

Shaik Umair
Dept. of Electronics and
Communication Engineering
Annamacharya Institute of
Technology and Sciences
Kadapa, India
suhailshaik626@gmail.com

E.Kalyana Pallavi
Dept. of Electronics and
Communication Engineering
Annamacharya Institute of
Technology and Sciences
Kadapa, India
kalyanapallavi@gmail.com

Saleem Syed,
Dept. of Electronics and
Communication Engineering,
Annamacharya Institute of
Technology and Sciences,
Kadapa, India.
saleema7253362@gmail.com

Abstract—Multiplication is a critical operation in a wide range of Digital Signal Processing (DSP) applications, yet multipliers typically demand higher silicon area, incur significant latency, and consume greater power compared to other digital building blocks. To address these challenges, compressor-based architectures are widely adopted, as compressors play a pivotal role in the Partial Product Reduction (PPR) stage by enabling parallel accumulation and minimizing the number of intermediate product terms. This work presents an optimized compressor design integrated into a Wallace tree 8-bit multiplier to enhance computational efficiency. The Wallace tree structure, known for its parallel reduction capability, leverages the proposed compressor to achieve high speed and area-efficient multiplication. Carbon Nanotube Field Effect Transistor (CNTFET) technology, derived from advancements in Fin Field-Effect Transistor (FinFET) architectures, is employed due to the superior electrical conductivity and mechanical strength of carbon nanotubes. The proposed compressor exhibits reduced structural complexity and better regularity when compared with conventional designs. The Wallace tree 8-bit multiplier incorporating the new compressor is modeled and simulated using Cadence's Virtuoso tool with 32 nm CNTFET technology. Comparative simulation results demonstrate that the proposed design significantly reduces delay and power dissipation while improving speed, thereby outperforming conventional Wallace tree and compressor-based multiplier architectures.

Keywords—Binary, CNTFET, VLSI and Multiplier

I. INTRODUCTION (HEADING 1)

Very high Scale Integration (VLSI) is the process of integrating a high number of transistors onto a single silicon microchip [1]. As more transistors were included into semiconductor circuits, this technology developed from small-scale integration (SSI). Developing low-power systems through the use of precise and effective power estimation algorithms is the core area of research in this field. Multiple components can be integrated into a single chip thanks to VLSI [2]. VLSI technology has several benefits, including reduced circuit size, increased operational speed, reduced power usage, and reduced cost. VLSI frequently uses a system-on-a-chip (SoC) design technique to do this [3]. Emerging nano electronic devices known as Carbon Nanotube Field-Effect Transistors (CNTFETs) use semiconducting carbon nanotubes as the channel material rather than silicon. They have exceptional electrical characteristics, including superior electrostatic control,

ballistic transport, and high carrier mobility. Compared to traditional MOSFETs, these characteristics allow CNTFETs to achieve higher ON current, lower OFF current, and improved scalability, especially in low-nanometer technologies [4, 5]. Notwithstanding their benefits, the production of CNTFETs is fraught with difficulties, such as the need to precisely regulate the chirality of the nanotubes, precisely align and position the CNTs on the wafer, and reduce contact resistance. CNTFETs are positioned as a possible contender for expanding Moore's law and allowing next-generation high-speed, low-power devices because of this compatibility and their exceptional performance [4]. Carbon Nanotube Field-Effect Transistors (CNTFETs) perform better than FinFETs and nanowire FETs in terms of energy efficiency and decreased short-channel effects. CNTFETs have different performance characteristics from traditional MOSFETs because they use a carbon nanotube (or an array of nanotubes) as the channel substrate [6, 7]. A CNTFET's electrical characteristics are heavily impacted by the diameter and chiral angle of the nanotube, which determine its bandgap, whereas only a small percentage of the heat produced within the device is dissipated through the channel. Carbon nanotubes may emerge as a top contender for next-generation nanoscale transistor devices if these characteristics are successfully utilized [8]. Theoretically, carbon nanotubes have thermal conductivity similar to that of sapphire or diamond, and because of their nanoscale size, they can switch more quickly and reliably while using a lot less power than conventional silicon-based devices. Many of these issues can be resolved with continued technical development, hence bolstering Moore's law [9]. Digital Signal Processing (DSP) devices are essential components of portable computers that run on rechargeable batteries due to their small size, excellent performance, and low power consumption. They are the perfect computer platform for multimedia and image processing applications because of these characteristics [10]. One of the most important parts of the arithmetic block in a DSP system is the multiplier [11]. Typically, a multiplier works in three stages: Partial Product Generation (PPG), in which the multiplier and multiplicand bits are ANDed to create partial product operands; Partial Product Reduction, in which the partial product terms are reduced into two operands using a 4:2 compressor; and Carry Propagate Addition (CPA), in which the two reduced operands are added to get the final result [12–14]. As shown in Fig. 4, two traditional full adders are cascaded to generate the 4:2 compressor (Existing Model 1). In addition to a carry

input from a lower significant location, this design takes four binary inputs [15]. In order to achieve carry-free compression, the compressor produces the primary sum and carry outputs in addition to the carry to the next binary position [16, 17]. One full adder, two pseudo-half adders (HA+), and a two-input NOR gate make up the compressor's pseudo-half adder circuitry (Existing Model 2) [18]. In contrast to the traditional 4:2 compressor, this design uses a NOR gate and two pseudo-half adders in place of one full adder. Therefore, to accomplish the necessary compression, the design makes use of pseudo-half adders and a NOR gate rather than just conventional full adders [19]. Existing Model 3 uses a majority gate and four XOR gates to implement the compressor. The design is based on the standard 4:2 compressor structure, which usually uses cascaded full adders, but in contrast to the conventional method, the Boolean functions of the full adder are restructured and realized using 3-input majority gates and 2-input XOR gates [20]. In order to reduce or eliminate the final negative signal in the partial product row, a novel technique that helps minimize overall design delay is used in the design of the proposed 4:2 compressor. This modification is integrated into the logical circuit of the 4:2 compressor, which uses an inverter, a 2x1 multiplexer, five NAND gates, two XNOR gates, one OR gate, one XOR gate, and an inverter. Simulations are then conducted to assess the performance of the design in terms of transistor count, power dissipation, and latency, and the results are compared with existing models to validate improvements in performance metrics. The structure of the paper is as follows: The basic 4:2 compressor design and an overview of relevant literature-based models are presented in Section 2. A thorough explanation and analysis of the suggested model are given in Section 3. The effectiveness of the suggested designs is assessed in Section 4 by contrasting the outcomes of simulation and synthesis with those of more contemporary models. The article ends by summarizing its main conclusions and suggesting possible paths of inquiry for further study.

II. EXISTING DESIGN AND ITS METHODOLOGIES

A. Traditional 4:2 compressor design using two full adders

Two complete adder circuits are used in the design of the conventional 4:2 compressor [21]. Four binary inputs are accepted by it: x_i in addition to the lower significant bit's carry input [22]. By producing the primary carry and sum outputs in addition to the carry propagated to the subsequent binary position (C out), this device accomplishes carry-free compression. Equation (1) expresses the 4:2 compressor's output:

$$Cout = \text{Majority} [x1+x2+x3] \dots\dots\dots (1)$$

Figure 1 illustrates the structure of the 4:2 compressor, which is implemented using two cascaded full adders. The circuit consists of four inputs (x_1, x_2, x_3, x_4) and two primary outputs: Sum and Carry. Additionally, the output Cout serves as the carry input (Cin) for the next higher-order stage. Importantly, Cin and Cout operate independently, as expressed in Eqs. (2) and (3), thereby confirming the carry free nature of the compressor. This existing model requires a total of 56 transistors.




Fig. 1 Representation of 4:2 compressor using two full adders

$$Sum = x1 \oplus x2 \oplus x3 \oplus x4 \oplus Cin \dots\dots\dots (2)$$

$$Carry = \text{Majority} [(x1 \oplus x2 \oplus x3), x4, Cin] \dots\dots\dots (3)$$

B. 4:2 compressor design using 2:1 multiplexer

The conventional 4:2 compressor's design is the main topic of this section. The research describes the fundamental ideas and procedures of binary multiplication in addition to the difficulties brought on by multipliers' excessive power consumption. To optimize the design, a new approach for lowering the last negative signal in the partial product row is introduced. To assess the enhancements, a power performance comparison is also given.




Fig. 4 Schematic view of 4:2 compressor using 2:1 mux

The proposed 4:2 compressor concept is shown in Figure 4. Table 1 displays the output table for this compressor, which was constructed with a CNTFET at 0.9 V. The Sum and Carry outputs are produced by the design using a total of 56 transistors. Other logic gates, such NAND and XNOR, are effectively optimized by the 32nm CNTFET architecture without requiring more space or complexity. Furthermore, notable decreases in latency and power consumption are made possible by CNTFETs' superior electrostatic control and great carrier mobility. The tool-generated representation of the suggested compressor is displayed in Figure 5, and Equations 5, 6, and 7 contain the Sum, Carry, and Cout equations.

$$\begin{aligned} \text{Sum} &= (A \oplus \text{Cin}) \odot (D \odot C \odot B) \dots\dots\dots (5) \\ \text{Carry} &= (D \odot C \odot B) \cdot (A + \text{Cin}) + (D \odot C \odot B) \cdot (A \cdot \text{Cin}) \dots (6) \\ \text{Cout} &= ((B \cdot C) \cdot (B \cdot D) \cdot (C \cdot D)) \dots\dots\dots (7) \end{aligned}$$

A multiplexer is a combinational circuit that selects one output from multiple inputs. With n selection lines, a multiplexer can accommodate 2^n input combinations [30]. Among the different types of multiplexers, the proposed design employs a 2×1 multiplexer. This configuration consists of two inputs (D0, D1), a single selection line (S), and one output (Y). The logical expression for the 2×1 multiplexer is given in Equation 8,

$$Y = D0.S + D1.\bar{S} \dots\dots\dots (8)$$

An effective 4:2 compressor model is created and put into practice in this study by substituting a 2×1 multiplexer for a three-input majority gate. Basic logic gates process the inputs A, B, C, D, and Cin to yield the outputs Sum, Carry, and Cout. The design was examined at various supply voltages between 0.7 and 1.1 volts. Four NAND gates are used to create Cout.




Fig. 5: Tool view of 4:2 compressor using 2:1 mux

C. 4:2 Compressor design using three input majority gate

In multiplier design, energy-delay trade-offs and circuit implementation techniques are crucial. It is necessary to carefully evaluate multiplication algorithms, technological limitations, and implementation strategies while creating an energy-efficient parallel multiplier. Circuits' energy efficiency and dependability can be improved by utilizing several logic structures instead of just XOR-based techniques [26]. However, a notable decrease in performance is frequently seen in newer technologies that use majority logic- based XOR, AND, and OR gates.

The simplest basic technique for creating partial products is the AND operation. Although it involves more sophisticated partial product generation, the Booth algorithm is frequently used to decrease the number of partial products. Additionally, this technique makes it easier to create negative partial products, which need two sign bits to function properly. A number of strategies have been put forth over time to quicken the second stage of partial product reduction (PPR).

The number of partial products in an array multiplier is inversely proportional to the latency. There are 48 transistors in the current model. Higher-order compressors can further reduce delay, while three-dimensional optimization approaches can further reduce delay by

matching fast outputs with delayed inputs for better performance. A 4:2 compressor that uses a three-input majority gate is shown in Figure 3 [27]. When at least two of a majority gate's three inputs are true and each input contributes equally to the outcome, the gate's output is true. Any two input relationships can be compared to the majority function thanks to this design [28]. In particular, the gate generates a true output when two or more inputs are active, and a false output when none or just one input is active. Equation (4) expresses the logic function of a three-input majority gate as follows:

$$M(j, k, l) = j * k + k * l + l * j \dots\dots\dots (4)$$




Fig.3 Representation of 4:2 compressor using three input majority gate

The Cadence Virtuoso EDA tool was used to implement the compressors in this section. Two traditional half adders were used in the design of the initial model that was created. The third extant model was built using a three- input majority gate, whereas the second model used pseudo- half adders in conjunction with a full adder [29].

III. PROPOSED DESIGN

As shown in Figure 2, the 4:2 compressor in this model is designed with a NOR gate, a full adder, and a pseudo half adder. In contrast to the traditional compressor, this design uses a NOR gate and two pseudo half adders in place of one full adder. 4:2 compressors have drawn a lot of interest because they allow structural regularity in VLSI systems, especially for their function in 2:1 reduction [23]. Additionally, by adding a few NOT gates to the 4:2 compressor structure, Row Bypassing Adders—which use a binary-signed digit number system to express partial products—can be effectively implemented in parallel binary multiplication systems. These extra NOT gates can be removed by using inverted megabit encoding, which enables 4:2 compressors to be used directly in place of RBAs. NOR gates are frequently chosen over XOR gates in CMOS circuitry due to their shorter delay. It is possible to methodically create NOR-based 4:2 compressor topologies by integrating the necessary carry full adder. An OR gate is used to generate the carry output in the pseudo-half adder circuit, and an XNOR gate is used to obtain the sum output [24, 25].




Fig. 2 Representation of proposed 4:2 compressor using pseudo half adders

Table 1 Truth table of the proposed 4:2 compressor at 0.9V

A	B	C	D	Cin	Sum	Carry	Cout
0	0	0	0	0	0	0	0
0	0	0	0	1	1	0	0
0	0	0	1	0	1	0	0
0	0	0	1	1	0	1	0
0	0	1	0	0	1	0	0
0	0	1	0	1	0	1	0
0	0	1	1	0	0	0	1
0	0	1	1	1	1	0	1
0	1	0	0	0	1	0	0
0	1	0	0	1	0	1	0
0	1	0	1	0	0	0	1
0	1	0	1	1	1	0	1
0	1	1	0	0	0	0	1
0	1	1	0	1	1	0	1
0	1	1	1	0	1	0	1
0	1	1	1	1	0	1	1
1	0	0	0	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	0	0	1	0
1	0	0	1	1	1	1	0
1	0	1	0	0	0	1	0
1	0	1	0	1	1	1	0
1	0	1	1	0	1	0	1
1	0	1	1	1	0	0	1
1	1	0	0	0	0	1	0
1	1	0	0	1	1	1	0
1	1	0	1	0	1	0	1
1	1	0	1	1	0	0	1
1	1	1	0	0	1	0	1
1	1	1	0	1	0	0	1
1	1	1	1	0	0	0	1
1	1	1	1	1	0	1	1
1	1	1	1	0	0	1	1
1	1	1	1	1	0	1	1

IV. OVERVIEW OF AN 4:2 COMPRESSOR USING 8-BIT WALLACE MULTIPLIER

A 4:2 compressor is an efficient digital circuit used in multipliers, particularly in Wallace tree multipliers, to speed up the partial product reduction stage by reducing four input bits and two carry bits into two output bits without carry propagation to the next stage. This compressor's carry-free nature enhances speed and reduces delay, making it highly suitable for high-performance multipliers. In the context of an 8-bit Wallace tree multiplier, 4:2 compressors are used to compress the partial product bits generated during multiplication. The

Wallace tree structure uses successive layers of compressors (including 4:2 and 3:2 compressors) to reduce the partial products into just two operands. These two operands are then summed by a fast adder to produce the final product. The 4:2 compressor can be designed using XOR gates and multiplexers to optimize delay and power consumption.

The Wallace tree multiplier employing 4:2 compressors significantly enhances speed and area efficiency compared to conventional array multipliers or Wallace multipliers using only 3:2 compressors. Simulation results show that such multipliers achieve lower delay (for example, in nanoseconds), reduced power consumption, and smaller area overhead, making them suitable for VLSI implementations in DSP applications. This approach of combining 4:2 compressors within an 8-bit Wallace tree multiplier architecture results in an efficient, high-speed multiplication suitable for advanced technologies like 32 nm CNTFET or FinFET.




Fig. 6: Using 4:2 compressor to construct 8-bit Wallace tree multiplier

The output waveform of a 4:2 compressor in the context of an 8-bit Wallace tree multiplier represents the time-domain behavior of the compressor's outputs relative to its inputs during the multiplication process. The 4:2 compressor takes four main input bits and two carry bits (carry-in, carry from a previous compressor stage, and carry-out to the next stage) and generates two outputs: a sum output and a carry output. These outputs represent the condensed partial products needed for the Wallace tree reduction.

The waveform typically shows the following:

- Input signals (four partial product bits plus carry-in)
- Output sum signal
- Output carry signal
- Timing relationships indicating how quickly the compressor produces stable outputs after inputs change

In published waveforms for 4:2 compressors, the sum and carry outputs transition asynchronously but stabilize shortly after the inputs change, indicating delay and propagation time of the compressor circuit. This is crucial for assessing the speed of the Wallace tree multiplier as these compressors reduce the number of partial products efficiently.

For specific waveforms, simulation tools like Cadence Virtuoso are often used to generate transient response plots showing input pulses and corresponding output transitions. The sum and carry outputs are complementary and timed to prevent carry propagation delay bottle necks. If a waveform image or simulated plot of the 4:2 compressor outputs within an 8-bit Wallace tree multiplier is needed, these can be generated through digital circuit simulation in tools such as Cadence Virtuoso with CMOS or CNTFET transistor-level designs.

V. RESULTS AND DISCUSSION

Cadence software was used for the design and simulation of the suggested and current approaches. Through the simulations, important performance measures such as dynamic power, latency, EDP, and PDP were assessed. Table 2 provides a summary of the CNTFET model parameters used in this investigation.

SIMULATION RESULT AND PARAMETERS ANALYSIS OF TRADITIONAL 4:2 COMPRESSOR USING TWO COMPLETE FULL ADDERS

A. Simulation results and parameters analysis of traditional 4:2 compressor using two complete full adders

The operating voltage of 0.9 V is applied to the input pins, and the output waveform is obtained from the Carry and Sum. The resultant waveform is shown in Fig. 6, and the propagation delay factor and the EDP and PDP values for varying voltages from 0.7 to 1.1 V. Due to the increase in the biasing voltage, the power and delay values also increase. In the waveform, A, B, C, D, and Cin are the five inputs for the compressor, and the variables X and Y represent sum and carry, respectively. Other than sum and carry, another output called COUT is obtained. It is found that the propagation delay value is approximately equal at various values between

0.7 and 1.1 V. Increased power and delay values result in increased PDP and EDP values.




Fig: Simulation Result and Parameters of 4:2 Compressor Using Two Full Adders.

B. Simulation result and parameters analysis of 4:2 compressor design

The resultant waveform as shown in Fig. 9. The performance analyses are tabulated in Table 5. In the waveform, A, B, C, D and Cin are the five inputs for the

compressor, and the variables X and Y represent sum and carry, respectively. Other than sum and carry, another output called COUT is obtained. From the Table 6, it is found that the propagation delay value is constant at various voltage values between 0.7 and 1.1 V.

Increased power values result in increased PDP and EDP values. Comparing the power and propagation delay values of the existing models 1, 2 and 3, the output result obtained for the proposed 4:2 compressor using a 2×1 multiplexer is comparatively low




Fig. 8: Simulation result and parameters analysis of 4:2 compressor design

C. Simulation result and parameter analysis of 4:2 compressor using three input majority gate

The operating voltage of 0.9 V is applied to the input pins, and the output waveform is obtained from the Carry and Sum. The output waveform is shown in Fig. 8. The performance metrics various voltage values between 0.7 and

1.1 V. Due to the increase in the supply voltage, the power and delay values also increase. In the waveform, A, B, C, D and Cin are the five inputs for the compressor, and the output variables are represented by Sum, Carry, and Cout, respectively. It is found that the propagation delay value is approximately equal at different voltages. Increased power and delay values result in increased PDP and EDP values. Comparing the power and propagation delay values of the existing models 1 and 2, the output result obtained for the 4:2 compressor using a three-input majority gate is comparatively low.




Fig. 9: Simulation result and parameter analysis of 4:2 compressor using three input majority gate

D. Simulation result and parameter analysis of proposed 4:2 compressor using two pseudo half adders

Majority)	21.743	10.832	235.5	2,551
-----------	--------	--------	-------	-------

The operating voltage of 0.9 V is applied to the input, and the resultant waveform is obtained from Carry and Sum. The output waveform is shown in Fig.7. The performance metrics are tabulated in Table 3 at various

values between 0.7 and 1.1 V. Due to the increase in the supply voltage, the power and delay values also increase. In the waveform, A, B, C, D and Cin are the five inputs for the compressor, and the output variables are represented by Sum, Carry, and Cout, respectively. From the Table 4, it is found that the propagation delay value is approximately equal at various values between 0.7 and 1.1 V. Increased power and delay values result in increased PDP and EDP values

Comparison of performance metrics among existing and proposed model




Fig: Simulation Result and Parameter Analysis of Proposed 4:2 Compressor pseudo half adder

Table 7 represents the comparison among the models. The performance metrics have been analyzed. The average values of the obtained results of existing and proposed models are tabulated. The table confirms that the proposed structure is more effective than the methods currently in use. From the graphs of power, delay, PDP, and EDP, it is found that the 4:2 compressor using two pseudo- half adders (existing model 2) shows a larger value comparatively than the other models. There are 68 transistors in the existing Model 2. An increased power value and output delay are caused by an increased transistor count.

Parameter	Power (nW)	Delay (ps)	PDP (fJ)	EDP (fJ·ps)
Existing-1 (FA)	305.68	12.464	3,810.8	47,480
Existing-2 (Pseudo HA)	39.73	7.8223	310.7	2,430
Existing-3 (4:2Compressor)	18,500	5.96	110,260	657,150
Proposed (3-bit)				

Partial product reduction stages. The 4:2 compressor efficiently compresses four input bits and one carry-in to two outputs, enabling faster accumulation of partial products with reduced delay compared to conventional full adder-based reduction techniques. This results in fewer stages in the Wallace tree, effectively decreasing the critical path and improving overall multiplier performance. Furthermore, the 4:2 compressor-based Wallace tree multiplier demonstrates reductions in power consumption and area, making it suitable for high-performance and low-power digital signal processing (DSP) applications.

VI. CONCLUSION

The implementation of an 8-bit Wallace tree multiplier using 4:2 compressors significantly improves the multiplier's speed and efficiency by reducing the number of partial product reduction stages. The 4:2 compressor efficiently compresses four input bits and one carry-in to two outputs, enabling faster accumulation of partial products with reduced delay compared to conventional full adder based reduction techniques. This results in fewer stages in the Wallace tree, effectively decreasing the critical path and improving overall multiplier performance. Furthermore, the 4:2 compressor-based Wallace tree multiplier demonstrates reductions in power consumption and area, making it suitable for high-performance and low-power digital signal processing (DSP) applications.

REFERENCES

- [1] Zuhair, Z. A., & Al-Sabawi, E. A. (2025). Design and evaluation of high speed approximate multipliers based on improved error distance 4: 2 compressors for error resilient image applications. *International Journal of Intelligent Engineering & Systems*,18(1), 422–445.
- [2] Chen, Y. H., Tseng, Y. H., Chu, P. H., Juan, Y., & Wang, S. P. (2020). VLSI implementation of a cost-efficient 3-lead lossless ECG compressor and decompressor. *Circuits, Systems, and Signal Processing*,39(3), 1665–1671.
- [3] da Rosa, M. M. A., da Costa, P. Ü., da Costa, E. A. C., Almeida, S. J., Paim, G., & Bampi, S. (2022). Design of a low power and robust VLSI power line interference canceler with optimized arithmetic operators. *Analog Integrated Circuits and Signal Processing*,112(2), 247–261.
- [4] Haq, S. U., Orouji, M., Khurshid, T., & Abbasian, E. (2024). An efficient design methodology for a tri-state multiplier circuit in carbon nanotube technology. *Physica Scripta*,100(1), Article 015008.
- [5] ul Haq, S., Abbasian, E., Orouji, M., Loan, S. A., & Khurshid, T. (2025). Synthesis of a CNTFET-based ternary full adder using a carry-less ternary half adder. *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*. <https://doi.org/10.1109/TCAD.2025.3569764>
- [6] Ul Haq, S., Abbasian, E., Khurshid, T., Basha, S. J., & Sharma, V. K. (2024). Design analysis of a low-power, high-speed 8 T SRAM cell using dual-threshold CNTFETs. *Physica Scripta*,99(8), Article 085237.
- [7] Haq, S. U., Abbasian, E., Sharma, V. K., Khurshid, T., & Fathi, H. (2024). Energy-efficient high-speed dynamic logic-based one-trit multiplier in CNTFET technology. *AEU-International Journal of Electronics and Communications*,175, Article 155088
- [8] Afiee, M., Shiri, N., & Sadeghi, A. (2025). Highly doped and optimized 5-nm GAA CNTFET with different perspectives. *Journal of Computational Electronics*,24(2), 47.

- [9] Basha S. J. and Venkatramana P., (Sept. 2023). High performance quaternary logic designs using GNFETs, e-Prime-Advances in Electrical Engineering, Electronics and Energy, vol. 5, 100197.
- [10] Gavaskar, K., Malathi, D., Ravivarma, G., Devi, V. K., Megala, M., & Begam, S. M. (2022). A variant of long multiplication design with low power and area using modified 7: 3 compressor for biomedical applications. *Wireless Personal Communications*, 127(4), 3299–3319.
- [11] Tirumalasetty, V. R., Babulu, K., & Appala Naidu, G. (2025). A novel design of 1-bit full adders for eliminating voltage step in BBL-PT full adder using 32-nm CNTFET technology. *International Journal of Electronics*. <https://doi.org/10.1080/00207217.2025.2450735>
- [12] Edavoor, P. J., Raveendran, S., & Rahulkar, A. D. (2020). Approximate multiplier design using novel dual-stage 4: 2 compressors. *IEEE Access*, 8, 48337–48351.
- [13] Jothin, R., Mohamed, M. P., & Vasanthanayaki, C. (2020). High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications. *Microprocessors and Microsystems*, 78, Article 103237.
- [14] Madhuri B. D., Sunithamani S., (Oct. 2020). Design of ternary logic gates and circuits using GNRFTs, *IET Circuits, Devices & Systems*, vol. 14, no. 7, pp. 972–979.
- [15] Sandhie Z. T., Uddin Ahmed F. and Chowdhury M., (2020). GNRFT based ternary logic—prospects and potential implementation, 2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), San Jose, Costa Rica, pp. 1–4.
- [16] Sandhie Z. T., Ahmed F. U. and Chowdhury M. H., (2020). Design of ternary logic and arithmetic circuits using GNRFT, in *IEEE Open Journal of Nanotechnology*, vol. 1, pp. 77–87.
- [17] HeoS. et al., (Dec. 2018). Ternary full adder using multi-threshold voltage graphene barristors, in *IEEE Electron Device Letters*, vol. 39, no. 12, pp. 1948–1951.
- [18] Samadi H., Shahhoseini A., Aghaei-liavali F., (2017). A new method on designing and simulating CNTFET-based ternary gates and arithmetic circuits, *Microelectronics Journal*, vol. 63, pp. 41–48.
- [19] Lin S., Kim Y.-B. and Lombardi F., (March 2011). CNTFET-based design of ternary logic gates and arithmetic circuits, in *IEEE Transactions on Nanotechnology*, vol. 10, no. 2, pp. 217–225. [20] Sharma T. and Laxmi K., (2020). Energy-efficient ternary arithmetic logic unit design in CNTFET technology, *Circuits, Systems, and Signal Processing*, vol. 39, pages 3265–3288.
- [20] Shahrom E. and Hosseini S. A., (2018). A new low power multiplexer based ternary multiplier using CNTFETs, *AEU-Int. J. Electron. Commun. Vol.* 93, pp. 191–207.
- [21] Zahoor F., Zulkifli T. Z. A., Khanday F. A. and Zainol Murad S. A., (2020). Carbon nanotube and resistive random-access memory based unbalanced ternary logic gates and basic arithmetic circuits, in *IEEE Access*, vol. 8, pp. 104701–104717.
- [22] Gholipour M., Chen Y.-Y., Sangai A., Masoumi N. and Chen D., (Feb. 2016). Analytical SPICE compatible model of schottky-barrier-type GNRFTs with performance analysis, in *IEEE Transactions on Very Large-Scale Integration (VLSI) Systems*, vol. 24, no. 2, pp. 650–663.
- [23] Chen Y.-Y. et al., (Nov. 2015). A SPICE-compatible model of MOS-type graphene nano-ribbon field effect transistors enabling gate- and circuit level delay and power analysis under process variation, in *IEEE Transactions on Nanotechnology*, vol. 14, no. 6, pp. 1068–1082.
- [24] Gholipour M., Chen Y.-Y., Sangai A. and Chen D., (2014). Highly accurate SPICE-compatible modeling for single- and double-gate GNRFTs with studies on technology scaling, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, pp. 1–6.
- [25] Chen Y.-Y., Rogachev A., Sangai A., Iannaccone G., Fiori G. and Chen D., (2013). A SPICE compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, pp. 1789–1794.
- [26] T. Kishore and P. Venkatramana, “An efficient technique to design ternary logic multiplier using GNRFT technology,” in *Challenges in Information, Communication and Computing Technology*, Volume 2, V. Sharmila et al., Eds. London: Taylor & Francis, 2025, pp. 471–477